Search Results
- Filter Fund:
- All
- Patents for inventions Ukraine
- Ukraine patents for utility models
- Patents of Ukraine for Industrial Designs
- Patents for inventions abroad
- Applications for inventions
- Certificates for Topographies of Integrated Circuits
- Certificates Ukraine marks for goods and services
- Approved the application for trademark
- Geographical indications (Qualified Appellations of Origin)
| № |
Patent number |
Title of the invention and abstract piece | Date of publication of the patent |
|---|---|---|---|
| 1 | TW535128B |
PLASMA DISPLAY AND METHOD FOR DRIVING THE SAME
A plasma display includes address electrodes for scanning and addressing display cells, and scan electrodes for establishing an address discharge between the address electrodes and the scan electrodes by addressing. The display also includes common electrodes for establishing a sustain discharge between the scan electrodes and the common electrodes to display an image at the display cells, and a s... |
01.06.2003 |
| 2 | TW535315B |
MANUFACTURING METHOD OF EXPANDED GRID AND ITS MANUFACTURING APPARATUS FOR STORAGE BATTERY
A manufacturing method of expanded grid of the invention includes: (a) a step of supplying a thin plate of band form from the longitudinal direction, (b) a step of forming a plurality of intermittent cuts parallel to the edge in a first region, excluding the central portion, of the thin plate of band form, (c) a step of bending the central portion at a desired angle, and (d) a step of expanding an... |
01.06.2003 |
| 3 | TW535190B |
PLASMA DISPLAY PANEL, METHOD OF PERFORMING LIFE TEST ON THE PLASMA DISPLAY PANEL, AND APPARATUS FOR PERFORMING THE LIFE TEST
The object is to provide a plasma display panel with reduced loss cost compared with conventional techniques, where the cost reduction is achieved by reducing the number of plasma display panels to be discarded after being subjected to performance evaluation tests. To achieve the above object, the plasma display panel includes an image display cell area and an evaluation cell area separately, both... |
01.06.2003 |
| 4 | TW535467B |
WIRING BOARD, MANUFACTURING METHOD THEREOF, POLYIMIDE FILM FOR USE WITH WIRING BOARD, AND ETCHANT FOR USE ACCORDING TO SAID METHOD
A process comprises etching an organic insulating layer comprising a polyimide film with an etchant, wherein the polyimide film is made of a polyimide comprising repeating units represented by the following general formula (1) and the etchant is an alkaline one which comprises a hydroxyalkylamine, an alkali metal hydroxide compound, and water and preferably further contains an aliphatic alcohol. T... |
01.06.2003 |
| 5 | TW535176B |
INDUCTOR STRUCTURE APPLIED ON A SILICON SUBSTRATE AND THE MANUFACTURING METHOD THEREOF
An inductor structure applied on a silicon substrate and the manufacturing method thereof are disclosed. The inductor structure is formed of silicon substrate, parallel first metal line, dielectric plug, parallel third metal line. The first metal line is formed on the silicon substrate, the dielectric plug is formed at the front and rear ends of each first metal line. The third metal line is forme... |
01.06.2003 |
| 6 | TW535179B |
ELECTRONIC DEVICE WITH ELECTRODE AND ITS MANUFACTURE
A method of manufacturing an electronic device includes the steps of: (a) preparing a (001) oriented ReO3 layer; and (b) forming a (001) oriented oxide ferroelectric layer having a perovskite structure on the ReO3 layer. Preferably, the step (a) includes the steps of: (a-1) preparing a (001) oriented Mao layer; and (a-2) forming a (001) oriented ReO3 layer on the Mao layer. An electronic device ca... |
01.06.2003 |
| 7 | TW535236B |
METHOD OF FORMING CAPACITOR ELEMENT
A method of forming a capacitor element is provided. After the barrier layer is formed on the dielectric layer, the lower electrode layer, the ferroelectric layer, and the upper electrode layer are formed on the barrier layer in this order. Thereafter, the etching mask having a pattern for a desired capacitor element is formed on the upper electrode layer. Using the etching mask, the upper electro... |
01.06.2003 |
| 8 | TW535251B |
PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE
A precision high-frequency capacitor includes a dielectric layer formed on the front side surface of a semiconductor substrate and a first electrode on top of the dielectric layer. The semiconductor substrate is heavily doped and therefore has a low resistivity. A second electrode, insulated from the first electrode, is also formed over the front side surface. In one embodiment, the second electro... |
01.06.2003 |
| 9 | TW535298B |
SEMICONDUCTOR DEVICE HAVING FERROELECTRIC THIN FILM AND FABRICATING METHOD THEREFOR
A ferroelectric capacitor in a semiconductor device is constructed of a Pt lower electrode 4, a ferroelectric thin film 10 and a Pt upper electrode 11 that are successively laminated onto a silicon substrate 1. The ferroelectric thin film 10 is constructed of a plurality of SBT layers 6, 7, 8 and 9. Crystal grains of the SBT layer 6 are formed smaller than the crystal grains of the SBT layers 7, 8... |
01.06.2003 |
| 10 | TW534807B |
AUGMENTATION-INDEX DETERMINING APPARATUS AND ARTERIOSCLEROSIS INSPECTING APPARATUS
An augmentation-index determining apparatus (10), including a cuff (12), a cuff-pressure changing device (16, 18, 24, 50) which changes a pressure of the cuff, a pulse-wave extracting device (28) which extracts a pulse wave from a pressure oscillation transmitted to the cuff, a peak-occurrence-time determining means (54) for determining, based on a high-cuff-pressure pulse wave which is extracted ... |
01.06.2003 |
| 11 | TW535409B |
DISPLAY CONTROL SYSTEM AND METHOD OF FULL-SCENE ANTI-ALIASING AND STEREO EFFECT
There is provided a display control system of full-scene anti-aliasing and stereo effect, which includes a receiving register, a geometry shift generator, a drawing engine and a combining engine. The geometry shift generator respectively receives parameters corresponding to the stereo effect and full-scene anti-aliasing, and determine the stereo shift and full-scene anti-aliasing shift correspondi... |
01.06.2003 |
| 12 | TW535442B |
METHOD AND SYSTEM FOR MEASURING THE SYNCHRONOUS ACCURACY BETWEEN VIDEO OUTPUT AND AUDIO OUTPUT OF VIDEO ENCODING SYSTEM
There is provided a technique for measuring the synchronous accuracy between video output and audio output of video encoding system, which comprises, after inputting the specially designed reference video data to a video encoding system, using an analysis tool recorded in a readable medium of a data processing device to decode the video output of the video encoding system for obtaining the test vi... |
01.06.2003 |
| 13 | ES2187387A1 |
UNA UNIDAD DE ENSAYO PARA EL ESTUDIO DE CATALIZADORES EN REACCIONES DE CORTO TIEMPO DE CONTACTO ENTRE EL CATALIZADOR Y LOS REACTIVOS
Una unidad de ensayo para el estudio de catalizadores en reacciones de corto tiempo de contacto entre el catalizador y los reactivos. Una unidad de ensayo para el estudio de catalizadores en reacciones de corto tiempo de contacto entre un catalizador y al menos un reactivo, con un reactor (4) de flujo transportado descendente, con una entrada de carga (13, 13a, 13b), y una salida de descarga (14) ... |
01.06.2003 |
| 14 | TW535272B |
MANUFACTURING METHOD OF A SEMICONDUCTOR DEVICE INCORPORATING A PASSIVE ELEMENT AND A REDISTRIBUTION BOARD
A manufacturing method of a semiconductor device incorporating a passive element includes the steps as follows: a redistribution board forming step forms a redistribution board incorporating the passive element on a base board; a semiconductor element mounting step mounts at least one semiconductor element formed on an opposite side surface of the redistribution board with regard to the base board... |
01.06.2003 |
| 15 | TW535282B |
SEMICONDUCTOR DEVICE
There are described an improvement in the mass-productivity of a plastic-packaged semiconductor device which includes a plurality of chips that are connected to leads and assembled into one package while their main surfaces are positioned so as to oppose one another and which enables selection of one of the chips with a fewer number of leads. The semiconductor device includes a pair of identical c... |
01.06.2003 |
| 16 | TW535352B |
SURFACE-MOUNTING TYPE ELECTRONIC CIRCUIT UNIT
The present invention provides a surface mounting type electronic circuit unit, which is suitable for miniaturization. Circuit elements containing capacitors C1-C7, resistors R1-R3, inductance elements L1-L3, and a conductive pattern P connected to the circuit elements are formed on an aluminum substrate 1 in the form of thin films. A bare semiconductor chip of a diode D1 and a transistor Tr1 are ... |
01.06.2003 |
| 17 | TW534863B |
PROCESS AND UNIT FOR THE PROCESSING OF THERMOPLASTICS
The invention relates to a process and unit for the processing of thermoplastics, in which the melt strands or the like are set in vibration or pulsation in order thereby to achieve enmeshing or penetration of the flow lines between at least two injection strands. |
01.06.2003 |
| 18 | TW534916B |
WATER-ABSORBING AGENT AND ITS PRODUCTION PROCESS AND USE
The present invention provides: a water-absorbing agent which has excellent urine resistance; a water-absorbing agent which has not only excellent urine resistance, but also excellent absorption properties that are stable to any composition of urine and show little change with time; and production processes and uses for these water-absorbing agents. The present invention water-absorbing agent exhi... |
01.06.2003 |
| 19 | TW535123B |
FLAG SET
The present invention provides a flag set, which comprises a pole 10, a flag 20 mounted on the pole 10, a top end connection member 22a configured on the top end of the side of the pole 10 for the flag with the connection ring, and the top end portion configured on the pole 10. The connection ring for the top end connection member 22a is connected with the connection portion 54 in a status of not ... |
01.06.2003 |
| 20 | TW535054B |
MULTI-TIERED MEMORY BANK HAVING DIFFERENT DATA BUFFER SIZES WITH A PROGRAMMABLE BANK SELECT
An apparatus having a core processor and a plurality of cache memory banks is disclosed. The cache memory banks are connected to the core processor in such a way as to provide substantially simultaneous data accesses for said core processor. |
01.06.2003 |