Результати пошуку
- Фільтрувати за фондом:
- Всі
- Патенти України на винаходи
- Патенти України на корисні моделі
- Патенти України на промислові зразки
- Патенти на винаходи зарубіжних країн
- Заявки на винаходи
- Свідоцтва на топографії ІМС
- Свідоцтва України на знаки для товарів та послуг
- Прийняті до розгляду заявки на знаки для товарів і послуг
- Кваліфіковані зазначення походження товарів (КЗПТ)
| № п/п |
Номер патенту |
Назва винаходу та фрагмент реферату | Дата публікації патента |
|---|---|---|---|
| 1 | JP8320797A |
PROGRAM CONTROL SYSTEM
PURPOSE: To provide the program control system which eliminates the need to edit plural independent program into one program and requires neither the reediting nor the reinstallation of a program even when the switching pattern of respective processes is altered. CONSTITUTION: A program counter switching control part 7 sends a program counter switching indication to a selector 6 on the basis of an... |
03.12.1996 |
| 2 | JP8320804A |
APPARATUS, SYSTEM AND METHOD FOR EMULATION WITH DISTRIBUTED CONTROL OF TEST INTERFACE IN CLOCK DOMAIN
PURPOSE: To provide the structures and methods for emulation, simulation, and tests which do not use any expensive testing device, have excellent observability, testability, and controllability, and can shorten the developing time. CONSTITUTION: An emulation device distributes common control information (8801) to a plurality of clock domains (1213, 1215, and 1217) obtd. by dividing the emulation d... |
03.12.1996 |
| 3 | JP8320827A |
CACHE COHERENCE DEVICE
PURPOSE: To improve process performance by efficiently obtaining cache coherence between caches of plural processors incorporated in plural processor modules and local storage divided and arranged in main storages of the respective modules. CONSTITUTION: The processors 16 with caches 18 provided on plural processor modules 10 are connected to one another through an internal snoop bus (1st common b... |
03.12.1996 |
| 4 | JP8320829A |
DATA PROCESSOR
PURPOSE: To access an address conversion buffer by an MOV instruction and perform operation for invalidating an entry, etc., by comparing retrieved address information that an entry of a specified area has with the information that write data has. CONSTITUTION: For write access to a cache memory CACHE-M or address conversion buffer TLB, address information for specifying an object to be written is... |
03.12.1996 |
| 5 | JP8320830A |
DATA PROCESSOR
PURPOSE: To support plural page sizes without increasing chip occupation area or power consumption by allowing respective storage areas, where information on correspondence between logical page numbers and physical page numbers is stored, to be accessed with common index addresses. CONSTITUTION: A logical address space is divided into units called logical pages, and logical addresses are converted... |
03.12.1996 |
| 6 | JP8322235A |
PROBE LOCATING ACTUATOR
PROBLEM TO BE SOLVED: To provide an improved and efficient actuator/probe assembly for conducting a test on an electric circuit on an element, such as a semiconductor chip. SOLUTION: An inexpensive, light, high speed, efficient and small probe- positioning actuator, which realizes comparatively long stroke and compact packaging, contains a frame 53 and a conductor supporting flexible beam which is... |
03.12.1996 |
| 7 | BE1009152A5 |
WERKWIJZE VOOR HET TEGENWERKEN VAN DE CORROSIE VAN WAPENINGEN IN EEN BETONMASSA.
De uitvinding betreft een werkwijze voor het beschermen van wapeningen (5) in een betonmassa (2), waarin men een zinkrijke laag (8) op ten minste één oppervlakte van de betonmassa aanbrengt om een potentiaalverschil aan te leggen tussen het zink en de wapeningen, gekenmerkt doordat men, voorafgaand aan het aanbrengen van genoemde zinkrijke laag, door het aanbrengen van een elektrisch veld een elek... |
03.12.1996 |
| 8 | US5580035A |
CLAMP
A clamp structure for holding a workpiece in a vertical position, and which is reconfigurable to enable manufacture of an opposite hand version of the workpiece, includes a plurality of pillars mounted on a fixed solid base and a clamp post on each of the pillars having a top end on which is mounted a clamp. An air cylinder has one end connected to the pillar and an opposite end connected to the c... |
03.12.1996 |
| 9 | US5580498A |
METHOD OF PRODUCING CONTACT LENS WITH IDENTIFYING MARK PERMEATING INTO LENS
A method of producing a contact lens provided with an identifying mark is disclosed. According to this method, a printing liquid is first prepared by dissolving a pigment in an organic solvent which is permeable into a lens material for the contact lens. This printing liquid is applied to a predetermined portion of a lens surface of the contact lens, such that the printing liquid permeates into an... |
03.12.1996 |
| 10 | US5580731A |
N-4 MODIFIED PYRIMIDINE DEOXYNUCLEOTIDES AND OLIGONUCLEOTIDE PROBES SYNTHESIZED THEREWITH
Novel N-4 modified pyrimidine analogs are provided having the structure (I) or (II) |
03.12.1996 |
| 11 | US5580858A |
IMMUNOSUPPRESSIVE AND TOLEROGENIC MODIFIED LEWISX COMPOUNDS
Disclosed are novel Lewisx and Lewisa analogues, pharmaceutical compositions containing such analogues, methods for their preparation and methods for their use. |
03.12.1996 |
| 12 | US5580940A |
BIODEGRADABLE DIACRYLATES AND ADHESIVES BASED THEREON
Biodegradable diacrylates containing both a polymerizable double bond and a mono- or disaccharide residue are useful in the preparation of biodegradable polymers which can be used as adhesives. Methods of making the diacrylates and polymers are disclosed. |
03.12.1996 |
| 13 | US5580966A |
PROCESS FOR THE SYNTHESIS OF POLYOL FATTY ACID POLYESTERS
PCT No. PCT/EP92/02743 Sec. 371 Date Sep. 6, 1994 Sec. 102(e) Date Sep. 6, 1994 PCT Filed Nov. 26, 1992 PCT Pub. No. WO93/11141 PCT Pub. Date Jun. 10, 1994The present invention pertains to a process for the production of polyol fatty acid polyesters by reacting a reactant mixture of polyol, a fatty acid lower alkyl ester, a transesterification catalyst and an alkali metal soap emulsifier. The proc... |
03.12.1996 |
| 14 | US5580972A |
PURINE NUCLEOSIDE MODIFICATIONS BY PALLADIUM CATALYZED METHODS
This invention discloses an improved method for the preparation modified purine nucleosides at the 2-, 6-, or 8-position of the purine ring, using a palladium catalyst. |
03.12.1996 |
| 15 | US5580973A |
PROCESS FOR PREPARING OPTICALLY ACTIVE NUCLEOSIDES FROM CHIRAL CYCLOBUTANONES
A process is disclosed for the preparation of optically active purine nucleosides, particularly nucleosides of formulae 1 and 2, nucleoside analogs and optically active intermediates of formula 3 which may be used in the preparation of nucleosides of the formula 4 as well as a purine nucleosides and nucleoside analogs. |
03.12.1996 |
| 16 | US5581294A |
SERIAL THERMAL PRINTING METHOD
A thermal head has a plurality of heating elements disposed in line. These heating elements are grouped into sets of four heating elements. Each set records one pixel which is constituted by 4x8 cells disposed in a matrix shape. Each cell is selectively recorded with an ink micro dot. A blank section record an nth pixel, and immediately before each heating element faces the first main micro line o... |
03.12.1996 |
| 17 | US5581508A |
SEMICONDUCTOR MEMORY HAVING SUB-WORD LINE REPLACEMENT
In a semiconductor memory apparatus having a row decoder classified by main word lines and word lines, the number of spare lines for a defect is increased without increasing the number of spare main word lines. The area of a redundancy circuit is minimized to improve the yield of chip. Normal and spare memory blocks each including a plurality of memory cells are each divided so that replacement ma... |
03.12.1996 |
| 18 | US5581509A |
DOUBLE-ROW ADDRESS DECODING AND SELECTION CIRCUITRY FOR AN ELECTRICALLY ERASABLE AND PROGRAMMABLE NON-VOLATILE MEMORY DEVICE WITH REDUNDANCY, PARTICULARLY FOR FLASH EEPROM DEVICES
A double-row address decoding and selection circuitry for an electrically erasable and programmable non-volatile memory device with redundancy comprises a plurality of identical circuit blocks supplied with address signals and each one generating a respective selection signal which is activated by a particular logic configuration of said address signals for the selection of a particular row of the... |
03.12.1996 |
| 19 | US5581562A |
INTEGRATED CIRCUIT DEVICE IMPLEMENTED USING A PLURALITY OF PARTIALLY DEFECTIVE INTEGRATED CIRCUIT CHIPS
An integrated circuit (IC) device implemented according to an architectural design that specifies that the IC device is required to have one functional module, to perform a first function, connected to another functional module, to perform a second function. The IC device includes a first IC chip having a plurality of first functional modules implemented thereon. Some of the first functional modul... |
03.12.1996 |
| 20 | US5581706A |
METHOD FORMING AN AUDIO/VIDEO INTERACTIVE DATA SIGNAL
A method and apparatus for generating an interactive component data stream, representing an application program, for an audio video interactive (AVI) composite signal, is disclosed. The method comprises the following steps. First, program files representing the application program are generated. Then, flow data defining the data structure of the interactive component is generated. Finally the data... |
03.12.1996 |